We develop a general methodology to analyze crosstalk effects that are likely to cause errors in deep submicron high speed circuits. We focus on crosstalk due to capacitive coupling between a pair of lines. Closed form equations are derived that quantify the severity of these effects and describe qualitatively the dependence of these effects on the values of circuit parameters, the rise/fall times of the input transitions, and the skew between the transitions. For noise propagation, we present a new way for predicting the output waveform produced by an inverter due to a non-square wave pulse at its input. To expedite the computation of the response of a logic gate to an input pulse, we have developed a novel way of modeling such gates by an equivalent inverter. The results of our analysis provide conditions that must be satisfied by a sequence of vectors used for validation of designs as well as post-manufacturing testing of devices in the presence of significant crosstalk. We present data to demonstrate accuracy of our results, including example runs of a test generator that uses these results.
The research described in this paper was carried out to facilitate the development of a new ATPG of the type described above. This influenced our work in two main ways. First, we were interested in a qualitative understanding of the dependence of crosstalk pulse and delay excitation on circuit parameters and parameters of waveforms. Such understanding has significantly (albeit often intangibly) shaped the overall architecture of our new ATPG. Second, we were interested in obtaining models that quantify the severity of effects for a given circuit and a given sequence of two partially specified vectors. This computation may be performed tens of thousands of times during generation of tests for a single target. Hence, the run time complexity associated with using the derived relations need to be low, given that all sub-expressions dependent solely on circuit parameters are pre-computed. Also, these relations need to be computed for sequences of two partially specified vectors and under conditions where ranges (as opposed to fixed values) are known for timing and other parameters. Finally, the relations provide information required to consider tradeoffs that become necessary when worst-case conditions cannot be satisfied. For example, we were interested in relations that give the value of crosstalk delay for a range of skews between the transitions at affecting and victim lines and not merely for the skew that maximizes this quantity. This is due to the fact that our test generator cannot arbitrarily assign a worst-case skew at the crosstalk site, but must work with the (range of) skew value(s) given by the sequence of two (partially specified) vectors under consideration.
A methodology is presented and used to characterize cases where inputs to one or both coupled lines have transitions with arbitrary transition times, arrival times and directions. Our analysis starts with a model in the frequency domain (s domain) to obtain a closed form voltage transfer function. This is then transformed to obtain expressions in the time domain. These expressions are used to characterize the amplitude, width, energy, and timing of the pulse, as well as the speedup or slowdown of transitions due to crosstalk.
The paper is organized as follows. In section 2 crosstalk effects are described. In section 3 the proposed methodology to analyze crosstalk is presented, followed by the derivation of closed form expressions for the frequency Since the charge lost cannot be restored in the evaluation phase, this leads to a degraded voltage at the gate's output. If the degradation is substantial it may lead to a logic error. Also a degraded voltage on a line can be regarded as a weak "1" that can increase the effective delay of a gate in the line's fanout. A crosstalk pulse can trigger an un-wanted PRESET of a flip-flop causing data to be lost and hence an error. Similarly, if a line with a large crosstalk pulse is connected to the clock input of the flip-flop, then this pulse can be intrepreted as an additional clock pulse and cause the flip-flop to latch erroneous data. For the case of crosstalk delay effect, if a signal is late to arrive due to crosstalk and this signal is propagated along a path that has a small delay slack, then a flip-flop setup time violation can occur and cause an erroneous logic value to be latched in the flip-flop.
New Design Validation and Test Issues
In high speed circuits, signal integrity and timing are important issues for correct circuit operations. From the previous discussion, crosstalk can have a significant impact on signal integrity and delay and even result in erroneous circuit operation.
Due to the high complexity of crosstalk analysis, the development of a methodology to identify pairs (or, in general, sets) of lines where crosstalk noise is likely to exceed the noise margin or timing is essential to any practical validation methodology. In [30] it is shown that process variations also have a significant impact on the severity of crosstalk effects. Hence, parts of a circuit where crosstalk does not cause errors for nominal values of parameters can operate erroneously for other parameter values in the design envelope. The correctness of a design at all points in the design envelope is verified by validating the circuit at various design corners, i.e., extreme combinations of parameter values where the design is likely to fail. However, the design corners that are commonly used during validation do not represent the combination of parameter values where the severity of crosstalk is maximized [21] . In addition, the noise-to-signal ratio tends to increase as feature sizes reduce. Hence validation for crosstalk noise is essential in designing high speed circuits.
Even if a design is found to fail at some extreme points in a design envelope, a circuit may not necessarily be redesigned, especially if redesign would make the attainment of some design objectives impossible or have an impact on a product's schedule. In such a case, the resulting circuit will typically be guaranteed to operate at a vast majority of points within the design envelope, but not all. Thus, each manufactured device must be tested to ensure that it works correctly. Therefore we need to develop a test generation framework for crosstalk noise. Traditional logic level crosstalk fault models and PODEM based ATPG algorithms were presented in [39] , [40] , [41] . However, these models characterize crosstalk effects as static hazards having a full voltage swing, and result in an overestimation of noise. Since crosstalk is a finite energy transient effect, test vectors generated using these models may not be able to actually propagate the noise to POs or flip-flops because of the inertia inherent to gates. In [39] , [40] the dependency of detectability on the propagation ability of the crosstalk signal has been shown, but the penetration depth computation assumes that all gates (and/or all kind of gates) have the same capability to impede crosstalk propagation. In reality, some paths tend to filter out crosstalk noise, while others are very hazard-sensitive depending on the analog properties of the gates. Due to the non-linearity of CMOS gates, crosstalk noise can be attenuated or amplified while propagating through a gate. Hence it is necessary to investigate the analog properties of CMOS gates to determine how crosstalk effects propagate. In addition, the above models ignore timing of signals, i.e., they consider zero signal rise/fall times and/or no gate delays. Since the amplitude of a crosstalk pulse depends on the affecting line switching speed and the crosstalk delay has a strong relationship with signal arrival times and rise/fall times (see section 3), it is necessary to consider analog properties and timing information of signals in the test generation process. Therefore the ability to efficiently and accurately create a large crosstalk effect and propagate it with minimal attenuation has not been previously addressed. Thus, it is important to develop models to analyze crosstalk effects, and integrate these models into a mixed-signal test generator for crosstalk noise. This paper deals with establishing the necessary framework for such a test generator. A subsequent paper will deal with the actual test generation system. Preliminary results on this work are described in [23] , [30] , [43] , [44] .
Crosstalk Model and Analysis

Capacitive Crosstalk Model
To obtain insight into the nature of crosstalk and its qualitative dependence on the circuit parameters associated with the coupled lines, we use the lumped model of capacitive coupling shown in Fig. 1 . In this model, each pulling resistance, R p1 or R p2 , is composed of the line resistance and the on-channel resistance associated with the line driver. The load capacitances, C a and C v , consist of the line capacitance and the gate capacitance of the load driven by the line. Thus the line driver is equivalent to a pulling resistance, and the coupling network can be viewed as a network of capacitors (C m , C a , C v ). Compared with the simplified model in [11] , which assumed a linear rise/fall time on the node A (affecting line), our expanded model allows for a more general model of the signals A in and V in , not only in terms of their switching rates but also their relative skew. It also produces sufficient accuracy for our test generation application.
Driver Modeling and Approximation of Distributed RC Network Using Lump Models
Using the lumped model in Fig. 1 
Analytical Equations from Crosstalk Waveforms
We de-couple the system shown in Fig. 1 2) for the driver characterization stage, obtain the transfer function of the line driver model at a desired degree of accuracy;
3) for the cross-coupling network, obtain the transfer function from A to V.
By cascading these three stages we can obtain an expression for crosstalk in the s-domain that can be transformed back into the time domain. The analytic response derived is based on the first order model of MOS device behavior, commonly referred as the LEVEL 1 model, assuming that the channel modulation is negligible. This model was selected because more sophisticated models that take into account higher order effects are intractable for analytic manipulation. The insights gained from the results obtained using this simple model are sufficiently useful for our applcations.
Analysis of Crosstalk Pulse
To illustrate the analysis procedure, consider the case of a positive crosstalk pulse induced on node V (victim line) due to a rising transition at node A (affecting line). The input A in to the inverter driving the affecting line is a falling transition, and the input V in to the inverter driving the victim line is kept high so that the victim line should remain at a constant low. The values for coupling capacitance and load capacitance can be obtained by techniques mentioned in section 3.2.
After the input to A in is applied, the pulling device (PMOS) of the inverter driven by A in can be modeled by its on channel resistance, R on , connecting A to V DD ; the corresponding NMOS device is off. The inverter driven by V in can be modeled by the channel resistance of its NMOS device connecting V to GND. For computational convenience, we normalize V DD to be 1 and GND to be 0. Fig. 2(a) shows the circuit model for the situation just described. Fig. 2(b) shows an equivalent circuit of Fig. 2(a) .
Some notation used throughout the rest of this paper is described next:
A -node or signal on line A, In the above, A and V can be interchanged to obtain another set of notation. For a step input, we get
, where w, u are solutions to the quadratic equation, s s
, and both w and u are negative. 
For arbitrary input waveforms instead of a step function, we can modify the transform for the input waveform.
For example, assume the input to the driver stage is an exponential rising waveform with known transition time (time constant). The output transition time (time constant x) of the output waveform (1 -e -t/x ) for the driver is obtained using the output transition time prediction technique described in [31] . The corresponding victim line time domain response is
Finding the maximum amplitude of the pulse can be done by differentiating the above equation and setting the result to zero. However, the above equation contains three exponential terms and it is very difficult to find a closed-form expression for the amplitude. Hence we expand the exponential terms by using the Taylor series expansion technique.
The most important process in the Taylor series expansion is finding the expansion center, t 0 , where the approximation error is minimal. Since we know that the time when the maximum amplitude of the pulse at V occurs will be near the time when the affecting line finishes its transition, one can set t 0 to that value.
By expanding the expression for the crosstalk pulse into a Taylor series, a polynomial equation is obtained that can be solved directly to find the time (t x ) when the maximum amplitude occurs. Then the maximum crosstalk amplitude is obtained by substituting t x back into the crosstalk pulse equation. The derivation of the crosstalk amplitude expression is very lengthy and is omitted here. The approximation error in estimating the amplitude using this technique is less than 3%.
By using sensitivity analysis on these equations, we can observe that the severity of crosstalk is directly proportional to the mutual capacitance, resistance of line V, and inversely proportional to the resistance of line A, signal transition time, and the load capacitance on each line.
Analysis of Crosstalk Delay
By using the techniques described above we can analyze effects such as (1) when 
and U(t) is a unit step function.
The terms in A sd (t), except for A exp (t), contribute to the slowdown effect caused by the mutual capacitance. The terms in V sd (t) contribute in a similar way.
Similar equations have been derived for speedup [23] . 
Dependence of Crosstalk Effects on Input Transition Times and Skews
In this section we investigate in more detail the dependence of crosstalk on input transition times and skew.
Crosstalk Delay
Let the delay between the transition at the input of a line's driver and that at the line's far end for a falling From Fig. 6 we observe that as z increases (from -∞) the amount of speedup and slowdown on V first increases and then decreases. For the speedup situation, if A switches from low to high (high to low) earlier than V, then A helps charge (discharge) V before V changes, increasing the speedup. The amount of speedup reaches its maximum value when the coupling effect from A is maximum i.e., where the pulse at V due to A is maximum. After that, the remaining effect of A on V starts to dissipate and hence the speedup decreases. Also we can observe that for our example the slowdown is maximum when the signals switch simultaneously. This can be explained by considering the fact that a rapid change in the voltage at A transfers charge to node V via the coupling capacitance C m . If the transition at V occurs concurrently with the transition at A, then the entire charge transferred is discharged via the pull down of the inverter driving line V, increasing its fall time. On the other hand, if A switches earlier than V, then some of the transferred charge is discharged via the pull up of the inverter driving the line V prior to its switching. Hence only a part of the charge transferred from A is discharged when V begins to fall, decreasing the slowdown. If A switches later than V, then for a time z, V transits toward its target value before A affects it, hence the slowdown is decreased. For z greater than some fixed amount z o , A cannot impact V since V has already reached 50% of V DD , which defines the delay time t d . As the driver ratio increases (decreases), the skew for the maximum slowdown to occur also increases (decrease). In the technology being discussed, a single inverter delay is around 70ps. Hence the skew z can be within 2 or 3 gate delays and still have a significant effect.
Test Vector Generation
The results of our analysis provide conditions that must be satisfied by a sequence of vectors used for validation of designs as well as post-manufacturing testing of devices in the presence of significant crosstalk. Fig. 7 shows an example of test pattern generation for a crosstalk pulse. Assuming that we want to create a positive pulse at V, at least a or b must be set to 1 to provide a constant low at V. However, we know from our analytic expressions that the hight of the pulse is proportional to the victim line's driver resistance, i.e., to increase the total pulling resistance to GND, only input a is set to 1. Since a sharp transition on A is preferred (pulse strength is inversely proportional to the signal transition), both c and d are assigned rising transitions. In addition to the pulse excitation, to propagate the resulting pulse through the next stages, proper values must be set on side fan-in's of each gate, i.e. values for e, f, g must be set accordingly. Backward implication of these conditions will give rise to a sequence of test patterns. 
Noise Propagation
To accurately propagate noise through gates, we need to (1) characterize the noise waveform, (2) construct gate transfer functions, and (3) compute output noise waveforms. Since many CMOS gates in a random logic circuit have different electrical characteristics, our approach is to first model CMOS logic gates as equivalent inverters and then calculate the output response of noise through this gate using the transfer function of the equivalent inverter. In Section 4.1 a new inverter model is presented that reduces the error found in other approaches caused by neglecting the short circuit current. In Section 4.2 we propose a method to specify an inverter that is equivalent to a given CMOS logic gate (NAND, NOR) in terms of propagating noise effects. In section 4.3 we characterize the noise waveform and calculate the propagated output noise waveform through the equivalent inverter. So, unlike classical ATPG systems that use a universal mapping function between the inputs and outputs of a gate, our mapping functions are technology dependent and must be derived once of each library element.
A New Inverter Model
Several analytic models have been proposed for the transient response of CMOS inverters [13] , [14] , [25] , [26] .
Although these models take into account the influence of the input waveform on the propagation delay, the short-circuit current is neglected. Since crosstalk noise is a finite energy transient phenomenon, we propose an improved model for a CMOS inverter that takes into account the short-circuit current so that the error in estimating the propagated noise can be significantly reduced.
Consider the CMOS inverter in Fig. 8(a) . We wish to determine the falling output waveform V o (t) due to a rising input ramp V in (t) with rise time t r . Assume all circuit capacitance is lumped into one grounded load capacitance C When the input is first applied, the NMOS (PMOS) is in the saturation (linear) region and can be modeled as shown in Fig. 8(b) , where we replace the NMOS by a current source and the PMOS by a resistance. As long as the PMOS is in the linear region, the circuit can be characterized by the differential equation 
where
However, the on-channel resistance R p of the PMOS transistor in this model is not constant during the input transition. R p is small (P-channel is fully ON) when the input is small and becomes very large when the PMOS transistor saturates to become a current source. Taking this non-constant property into account we modify the channel resistance as a function of input waveform, namely, we set ( )
where V in (t) = t/t r .
When the input is rising and the output voltage drops to (V in -v tp ), the PMOS transistor goes into saturation. The circuit can now be modeled as shown in Fig. 8 (c) and can be described by the equation
Integrating the above equation we obtain ( )
where M is a constant and can be obtained by using the boundary condition (V o = V in -v tp ) in both equations (1) and (2).
As the output voltage continues to drop, the NMOS transistor will eventually operate in the linear region. The circuit can now be modeled as shown in Fig. 8(d) . The equations characterizing this region are similar to the case in Fig.   8(b) . Fig. 9 shows the result of our new model. The input waveform is assumed to be a ramp having a rise time of 250ps, and the load capacitance is 15fF. We use a rise time of 250ps because, as shown in [30] , when an affecting line has a transition with a 100ps rise time, the slope of the rising edge of the crosstalk noise on the victim line is about 250ps. The results using our model match SPICE results very well except for the tail portion of the response. Note that the result based on ignoring the PMOS transistor has a significant error. We have carried out this analysis for two different technologies and many different signal transition times and consistently obtain very accurate results. 
A Method to Collapse CMOS Gates
Our approach for computing the output noise for a general CMOS gate is to collapse the gate to an equivalent inverter and then apply the results in Section 4.1. We set the side fan-in's to their non-controlling values. Collapsing techniques have previously been used for computing propagation delay [26] , [27] , [28] , [29] . The methods presented in [26] treat series transistors as series resistors and adds the widths of parallel devices. This leads to an inaccurate estimate of delay. Although the approach in [29] provides a good estimation of propagation delay, the predicted output waveforms do not match well with SPICE simulations. Since the propagation of noise depends heavily on the gate's response, we have developed a new but simple approach to collapse CMOS gates into equivalent inverters.
Series MOS
The effective transconductance, β eff , of n series-connected transistors is traditionally approximated as β/n. This pull-down NMOS chain of a CMOS NAND gate in Fig. 10(b) , where the V DS and/or V GS of each MOSFET in the seriesconnected chain is smaller than that of the inverter (Fig. 10(a) ). Assume that all devices have identical β values and that there are no more than 5 MOSFETs connected in series. When the input transition is applied, the switching MOS first operates in the saturation mode and then moves into the linear region. In addition, during the first part of the input transition all transistors above the switching MOSFET operate in saturation and those below the switching MOSFET operate in the linear region. This results in the primary source of error in the use of the β/n approximation. Thus, to take this artifact into account, we need to estimate β eff under various conditions of operations. As V out continues to drop, the PMOS transistor in the pull-up network will go into its saturation region and change its effective β p . To deal with this situation, one can either modify the effective β p directly or continue to modify the β eff of the pull-down network to compensate for the change in β p . We chose the later approach because we can use interpolation to easily approximate the modification for β eff . 
Parallel MOS
When propagating noise through a CMOS gate, since all side fan-in's have to be set to their non-controlling values, the parallel network is reduced to a single transistor whose gate is connected to the switching input.
Internal Capacitance
Internal capacitances are usually ignored when they are small compared to the load capacitance. The easiest way to take into account the effects of internal capacitance is to add it to the load capacitance, but this results in an overestimation of the propagation delay and output transition time. Hence our approach is to model MOS devices as ON-channel resistances and use the Elmore delay model to obtain the equivalent load capacitance at the gate output.
Consider the pull-down NMOS chain shown in Fig. 11(a) . Since the transistor M2 is ON before the input is applied to the switching device (M1), the internal capacitance C p2 is completely discharged. Also M0 is ON so C p1 is charged. When the input is applied, all transistors are turned ON and hence can be modeled by their linear resistance as shown in Fig. 11(b) . Using the Elmore delay model, the time constant for the circuit in Fig. 11(b) is C p1 (R 1 +R 2 )+C load (R 0 +R 1 +R 2 ), or equivalently C′ load (R 0 +R 1 +R 2 ), where
Fig . 12 shows an example circuit for comparing the results from SPICE simulation and the collapsing technique. The input is a ramp having a rise time of 100ps and the load is 20fF. All device sizes are (4u/0.8u) and we assume all capacitances are lumped into the output load. The dash curve is the output waveform of the equivalent inverter obtained using the collapsing technique, and the solid curve was obtained by SPICE simulation. 
Multiple Input Transitions
Computing t r (or t f ) for the equivalent inverter is complicated when more than one input to a gate switches.
First we apply the method in Section 4.2.3 to lump all internal capacitances to the output load. That is, all C p 's below the lowest switching MOSFET are discharged to "0" and, depending on the current state of the circuit, either all other internal C p 's or only those above the highest switching MOSFET are added to the output load. Then we use the techniques in [29] to find the equivalent input. Table 1 for rise/fall times   and Table 2 for 50%-50% delay time. The circuit configuration is similar to the one in Section 4.2.2. From the analysis in Section 3, corsstalk noise diminishes rapidly as the rise/fall time of input signals increase. Hence we try to minimize the estimation error of rise/fall times due to gate collapsing when fitting the technology coefficients for effective β. A good example of the fitting is the NAND4 case (Fig. 12) when the switching input is at the second position from the output, where we have a 0.93% error in the fall time and 3.25% in the delay time. However, due to the limitation of the use of square-law I-V models, our technique has its limitations in matching the whole waveform exactly. Since the minimization has been performed for the rise/fall time, we see larger percentage errors in Table 2 .
One can also observe that there are large percentage errors when multiple (all) inputs are switching. Beside the fact that multiple input switching is still one major concern for CMOS macro-modeling, one other reason is that the Miller coupling from the gate to the output has not been modeled in our technique. This coupling will cause the output to have an overshoot and push the whole waveform later to introduce additional delay. This effect is more severe when multiple inputs are switching at the same time with short rise/fall times. For our application the accuracy of our model is sufficient. In fact, this accuracy is usually less than the changes created by process variations. When a crosstalk noise (a pulse) passes through a gate, it can be either attenuated or amplified depending on its amplitude H and width W. Fig. 13 shows a simulation result of crosstalk noise propagating through an inverter. In Fig.   13 (a) the output noise is small. On the other hand, the input noise in Fig. 13(b) is sufficient to produce a large output pulse. Note that the output reaches its minimum after the amplitude of the input noise starts to decrease. In addition, the output pulse is almost symmetric with respect to t q , the time it reaches its minimum value.
There are two obvious ways to obtain the output waveform as a function of the input waveform. The first is to use the crosstalk waveform equations developed in Section 3 convolved with the equations described in Section 4.1. The second is to use a piece-wise linear model of the input noise and approximate the output response using the transformation developed in the previous sub-sections. The latter technique is preferred because it is reasnable accurate and computationally efficient. Let the value of the input voltage be H′ when the output reaches its minimum. There are two instants of time where the input has the value H′, labeled t p and t q in Fig. 13(b) . We approximate the input pulse waveform by three linear segments, as shown in Fig. 13 , namely 1) a rising ramp from the start of the noise until the input reaches the value H' at time t p ,
2) a constant value of H′, and
3) a falling ramp from H′ at time t q and going through the point where the input voltage drops to v th .
Assume H′ is a linear function of H, i.e., H′ = ρH for 0≤ρ≤1. Experimental results show that when H is in the range of 1-3.3V, ρ is in the range from 0.85-0.87. By using the crosstalk pulse equations derived in the previous section, the slope and time period of each segment can be easily determined. We can apply this piece-wise linear approximation of the noise waveform to the inverter model described in section 4.1 to obtain the output response. V th H To complete our model we need to set a critical voltage v x such that a pulse with amplitude less than v x will be attenuated and one larger than v x will be amplified. This critical voltage v x can be defined as the input voltage such that dV out /dV in = -1. Since this point resides in the region that is modeled by the circuit in Fig. 8(b) , the following results are obtained from equation (1) .
Solving for V in we obtain the critical voltage v x . An approximate value of v x can be found by using a Taylor series expansion for the exponential term.
If H is smaller than v x , the circuit model in Fig. 8(b) is used to determine the output response. First we apply the first segment of the noise waveform, i.e. the rising ramp, to the model in section 4.1 and obtain the output voltage drop to V s at time t p as shown in Fig. 13(b) . Then the second segment, a level voltage of value H' is applied that continues to discharge the output. Similar to the process in Section 4.1, except the input is now held constant at H', we obtain the output response as
and Coef1 is an experimental fitting coefficient and is a function of H.
The minimum output voltage obtained is V out (t q ).
For values of V in > v x , a change, dV in , in the input voltage will cause a change, dV o , in the output voltage such that dV o will be greater than dV in , i.e. the circuit is in the amplification mode. The circuit model in Fig. 8(c) is used to determine the output response. Similar to the above process for the case of a small pulse, we obtain the output response as ( )
Again the minimum output voltage is V out (t q ).
If the output voltage continues to drop, the NMOS transistor will pull out of saturation and move into the linear region, and the inverter will no longer operate in the amplification mode. The circuit model in Fig. 8(d) is then used to calculate the output response. The resulting equations for the output response are similar to equation (3), except the roles of the NMOS and the PMOS transistors are interchanged and the coefficients are different. Again the corresponding minimum output voltage is V out (t q ).
After the output reaches its minimum voltage, the third segment of the model, the falling ramp, is applied to the inverter model to obtain the recovery portion of the output waveform. This is the reverse of the previous processes in obtaining the discharging waveform. However, since we already observed that the output waveform is almost symmetric around t q , another approach to obtain the recovery portion of the output waveform is just to reflect the discharging part of the waveform with respect to the axis t q . The error caused by this "reflection" method is mainly in the tail portion of the output waveform. Since the variance in the tail portion is less than the device threshold voltage (v tn or v tp ), this approximation has a negligible effect on the results.
Propagation of this output pulse through the next level of gates is done in a similar way. Fig. 14 Combining all the techniques described in Section 4.1 -4.3, i.e., the inverter model, the method to collapse CMOS gates and the piece-wise-linear model, Fig. 15 shows the results of applying input pulses to the middle input of a 3 input NAND gate. The other two inputs are held at "1". Fig. 15 shows only the amplitude (actually, H') for the resulting pulses, the other parameters such as t a , t p , t q , and t e are within 10% of the values produced by SPICE. Note that the accuracy is most significant at voltages close to v x , since otherwise the pulse is either attenuated or amplified significantly. The following example shows the results applying the above models and our ATPG algorithm to the example circuit shown in Fig. 16 . The channel lengths of all devices are 0.35um and under each gate we indicate the ratio of the widths of the PMOS to NMOS FETs. The gain factor ratio of the NMOS to PMOS in the technology file used is 3.8. All wire and gate capacitances correspond to a realistic layout. Gate sizes are computed to achieve signal transition times of 100ps. Primary inputs are assumed to have signal transition times of 100ps.
Assume that the sub-circuit on the left side of the dash line is 1000um apart from the sub-circuit on the right side of the dash line. Hence lines 14, 9 and 13 are assumed to be about 1000um long and 4 um wide. In addition, assume that line 13 is the affecting line in metal1, line 9 is the affected line in metal2, and they overlap so that there is a significant coupling between them. The gate driving line 13 is assumed to be a buffer which has a strong driving strength.
• Assume that we would like to create a positive crosstalk pulse on the victim line 9. First we attempt to set a 0 on this line. Since gate A is a NAND gate, all its inputs have to be set to "1". By backtracing a possible PI assignment setting PI3 to 1, PI6 to 1, and PI4 to 0 is found. Next we attempt to create a rising transition on the affecting line. PI2 is selected first and set to a falling transition. According to our analytical result, a fast transition is preferred for creating a larger noise. For having a fast transition on the affecting line, the preferred side fan-in's of gate B are "0". Hence, either PI1 or PI7 is set to 1.
By our equations the affecting line starts to transit at time 45ps with a rise time of 62ps. We calculate the crosstalk noise waveform (strength) according to equations in section 3. The crosstalk noise has an amplitude of 1.62V
with the peak time at 95ps. To propagate this noise, the propagation path has to be sensitized and hence PI5 is set to "0".
Since the path through the gate driving line 10 is blocked by the assignment of PI4 to 0, the only observation point is line 17. The noise at line 11 has an amplitude of 1.19V and the inverter attenuates this pulse so that no significant noise is obtained at the PO line 17. The comparison of the model result and SPICE is shown in Table 3 and demonstrate the accuracy of our models. The fact that the pulse could not be propagated to an output is not surprising because of the nature of the 0.35um technology and the static gates used in the example. In SCMOS 0.35um technology the dielectric material between metal 1 and metal 2 is still thick enough so that the coupling capacitance is not sufficiently large to create a severe crosstalk problem. In addition, static gates are usually well balanced for pull-up and pull-down capability which in turn weakens the noise, unless the noise is very large.
Another experiment was performed to see whether the noise is worse for dynamic logic. Gate D was replaced by a dynamic gate with a minimum-size weak keeper. This dynamic gate is very sensitive to noise. The results are shown in Table 4 where we see that significant noise is created at the primary output. Once again this table illustrates the accuracy of our models. We have presented a methodology to analyze crosstalk that provides closed-form approximations for pulse and delays generated by crosstalk as well as those that capture their propagation via circuit gates. Accuracies and complexities of these expressions are shown to be suitable for the intended applications, namely CAD tools for test generation for crosstalk.
The derived closed-form expressions show that the severity of crosstalk pulse is directly proportional to the coupling capacitance and the ratio of the strengths of the drivers driving the affecting and victim lines, and inversely proportional to the signal transition time and load capacitance on each line. In additional to similar relationships, for corsstalk slowdown the expressions also show that the slowdown is significant only for a range of skew values around zero. These qualitative insights have been used to define the architecture of our tool that identifies crosstalk effects that should be considered for validation and test generation. They have also shaped the architecture of our ATPG for crosstalk [43] , [44] .
The derived expressions are also used in the above tools because they provide desirable level of accuracy at low complexity. (In ATPG, the sub-expressions that depend only on circuit parameters are pre-computed to reduce runtime complexity when analyzing millions of candidate vector pairs.)
In [30] we show that crosstalk effects are significantly aggravated by variations in the fabrication process. The significance of the process variations necessitates the identification of new design corners for validation. For 0.18µm technology and beyond, the aspect ratio of, and spacing between, wires are such that the capacitance between metal wires on the same layer exceeds the interlayer capacitance. Since there is a high likelihood of having long parallel wires on the same layer, crosstalk effects become more severe.
